Design a Synchronous FIFO in Verilog

Build a parameterized FIFO in Verilog and verify it with a self-checking testbench.

Project work by Urjith Karthikeya Karri on NextWork.

Explore this project